SCBS786A - NOVEMBER 2003 - REVISED APRIL 2004

- Controlled Baseline

   One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- Member of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down To 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flowthrough Architecture Optimizes PCB Layout
- <sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Thin Shrink Small-Outline (DGG) Package

	G PAC		Ε
	(TOP VI	EVV)	
1DIR [		56	10E
1CLKAB	2	55	1CLKBA
1SAB	3	54	1SBA
GND [	4	- b	GND
1A1 [	5	52	1B1
1A2	6	51	1B2
V <sub>CC</sub>	7	50	V <sub>CC</sub>
1A3 [	8	49	] 1B3
1A4 [	9	48	] 1B4
1A5 [	10	47	] 1B5
GND [	11	46	GND
1A6 [	12	45	] 1B6
1A7 [	13	44	] 1B7
1A8 [	14	43	] 1B8
2A1 [	15	42	] 2B1
2A2 [	16	41	] 2B2
2A3 [	17	40	] 2B3
	18	39	] GND
2A4	19	38	] 2B4
2A5	20	37	2B5
2A6	21	36	2B6
V <sub>CC</sub>		35	V <sub>CC</sub>
5	23	34	2B7
2A8	24	33	2B8
GND	25	32	] GND
2SAB	26	31	2SBA
2CLKAB	27	30	2CLKBA
2DIR	28	29	] 20E

#### description/ordering information

The SN74LVTH16646 is a 16-bit bus transceiver designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVTH16646 device.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCBS786A - NOVEMBER 2003 - REVISED APRIL 2004

#### description/ordering information (continued)

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both registers. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode (OE high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG Tape and reel		CLVTH16646IDGGREP	LH16646EP

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


		INP	UTS			DAT	A I/O			
OE	DIR	CLKAB	AB CLKBA		CLKBA SAB		SBA	A1–A8	B1-B8	OPERATION OR FUNCTION
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, B unspecified <sup>‡</sup>		
Х	Х	Х	$\uparrow$	Х	Х	Unspecified <sup>‡</sup>	Input	Store B, A unspecified <sup>‡</sup>		
Н	Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data		
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage		
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus		
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus		
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus		
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to bus		

#### **FUNCTION TABLE**

<sup>‡</sup>The data-output functions may be enabled or disabled by various signals at OE or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.












# SN74LVTH16646-EP **3.3-V ABT 16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCBS786A – NOVEMBER 2003 – REVISED APRIL 2004

#### logic diagram (positive logic)





SCBS786A - NOVEMBER 2003 - REVISED APRIL 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
or power-off state, $V_{\Omega}$ (see Note 1)	/
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)–0.5 V to V <sub>CC</sub> + 0.5 V	
Current into any output in the low state, I <sub>O</sub>	٩.
Current into any output in the high state, I <sub>O</sub> (see Note 2) 64 mA	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	ł
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ . 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	2		V	
VIL	Low-level input voltage			0.8	V
VI	Input voltage		5.5	V	
IOH	High-level output current			-32	mA
IOL	Low-level output current			64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS786A - NOVEMBER 2003 - REVISED APRIL 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIO	NS	MIN	TYP†	MAX	UNIT		
VIK		V <sub>CC</sub> = 2.7 V,	lı = -18 mA			-1.2	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> -0	.2				
∨он		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = –8 mA	2.4			V		
		V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = -32 mA	2					
			I <sub>OL</sub> = 100 μA			0.2			
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			
V <sub>OL</sub>			I <sub>OL</sub> = 16 mA			0.4	V		
		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA			0.5			
			I <sub>OL</sub> = 64 mA			0.55			
	Construction must	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1			
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			
li			VI = 5.5 V			20 μA			
	A or B ports‡	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$			1			
			$V_{I} = 0$			-5			
l <sub>off</sub>		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V			±100	μΑ		
		$V_{CC} = 3 V$	V <sub>I</sub> = 0.8 V	75					
ll(hold)	A or B ports	VCC = 3 V	V <sub>I</sub> = 2 V	-75			μΑ		
		$V_{CC} = 3.6 \text{ V}$ \$, $V_{I} = 0 \text{ to } 3.6 \text{ V}$				±500			
IOZPU		$V_{CC} = 0$ to 1.5 V, $V_O = 0.5$ V to 3 V, $\overline{OE} = dc$	on't care			±100	μA		
IOZPD		$V_{CC}$ = 1.5 V to 0, $V_{O}$ = 0.5 V to 3 V, $\overline{OE}$ = do	on't care			±100	μΑ		
			Outputs high			0.19			
ICC		$V_{CC} = 3.6 \text{ V}, \text{ I}_{O} = 0, \text{ V}_{I} = V_{CC} \text{ or GND}$	Outputs low			5	mA		
			Outputs disabled			0.19	-		
∆ICC¶		$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V			0.2	mA			
Ci		V <sub>I</sub> = 3 V or 0			4		pF		
Cio		$V_{O} = 3 V \text{ or } 0$			10		pF		

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> Unused pins at  $V_{CC}$  or GND

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			۷ <sub>CC</sub> = ± 0.:		V <sub>CC</sub> =	UNIT		
			MIN	MIN MAX MIN MAX				
fclock	Clock frequency			150		150	MHz	
tw	Pulse duration, CLK high or low		3.3		3.3		ns	
	Setup time. A or B before CLKAB1 or CLKBA1	Data high	1.2		1.5			
t <sub>su</sub>		Data low	2		2.8		ns	
<b>4</b> .	Hold time, A or B after CLKAB↑ or CLKBA↑	Data high	0.5		0			
th	Hold time, A of B alter CERABT OF CERBAT	0.5		0.5		ns		



# SN74LVTH16646-EP 3.3-V ABT 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCBS786A – NOVEMBER 2003 – REVISED APRIL 2004


# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO		CC = 3.3 ± 0.3 V	V	V <sub>CC</sub> = 2.7 V		UNIT
	(INPUT)	(OUTPUT)	MIN	түр†	MAX	MIN	MAX	
f <sub>max</sub>			150			150		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A se D	1.3	2.8	4.2		4.7	
<sup>t</sup> PHL	CLKBA OF CLKAB	A or B	1.3	2.8	4.2		4.7	ns
<sup>t</sup> PLH	A or B	B or A	1	2.4	3.4		3.9	20
<sup>t</sup> PHL	AUB	BOIA	1	2.1	3.4		3.9	ns
<sup>t</sup> PLH	SBA or SAB‡	A or B	1	2.8	4.5		5.4	ns
t <sub>PHL</sub>	SBA OF SABT		1	3	4.5		5.4	115
<sup>t</sup> PZH	ŌĒ	A or B	1	2.5	4.3		5.2	20
<sup>t</sup> PZL	0E	AOIB	1	2.6	4.3		5.2	ns
<sup>t</sup> PHZ	OE	A or B	2	4	5.6		6.1	20
t <sub>PLZ</sub>	0E	AOIB	2	3.6	5.4		6.1	ns
<sup>t</sup> PZH	DIR	A or B	1	3	4.4		5.3	2
tPZL	DIR	AOIB	1	3	4.4		5.3	ns
<sup>t</sup> PHZ	DIR	A or B	1.5	3.9	5.7		6.8	
<sup>t</sup> PLZ	UIK	A OF B	1.5	3.6	5.2		5.7	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. <sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS786A - NOVEMBER 2003 - REVISED APRIL 2004



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns. t<sub>f</sub> ≤ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CLVTH16646IDGGREP	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04716-01XE	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH16646-EP :

• Catalog: SN74LVTH16646

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16646IDGGREP	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1



# PACKAGE MATERIALS INFORMATION

5-Aug-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CLVTH16646IDGGREP	TSSOP	DGG	56	2000	346.0	346.0	41.0	

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated